

## Preliminary AD8551/52/54

### FEATURES

**Low Offset Voltage:** 5  $\mu\text{V}$   
**Input Offset Drift:** 0.03  $\mu\text{V}/^\circ\text{C}$   
**Rail-to-Rail Input and Output Swing**  
**5 V Single-Supply Operation**  
**High Gain, CMRR, PSRR:** 120 dB  
**Ultra Low Input Bias Current:** 20 pA  
**Low Supply Current:** 650  $\mu\text{A}/\text{op amp}$   
**Overload Recovery Time:** 2 ms  
**No External Components Required**

### APPLICATIONS

**Automotive Sensors**  
**Pressure and Position Sensors**  
**Strain Gage Amplifiers**  
**Medical Instrumentation**  
**Thermocouple Amplifiers**







### GENERAL DESCRIPTION

This new family of amplifiers has **ultra-low offset, drift and bias current**. The AD8551, AD8552 and AD8554 are single, dual, and quad amplifiers featuring **rail-to-rail input and output** swings. All are guaranteed to operate from 2.7 to 5 volts single supply.

The AD855x family provides the benefits previously found only in expensive auto-zeroing or chopper-stabilized amplifiers. Using Analog Devices' new topology these new zero-drift amplifiers combine low cost, with high accuracy. (No external capacitance is required.)

With an offset voltage of only 5  $\mu\text{V}$  and drift less than 0.03  $\mu\text{V}/^\circ\text{C}$ , the AD8551 is perfectly suited for applications where error sources cannot be tolerated. Position and pressure sensors, medical equipment, and strain gage amplifiers benefit greatly from nearly zero drift over their operating temperature range. Many more systems require the rail-to-rail input and output swings provided by the AD855x family.

The AD8551/52/54 family is specified for the extended industrial ( $-40^\circ$  to  $+125^\circ\text{C}$ ) temperature range. The AD8551 single and AD8552 dual amplifiers are available in 8-pin plastic DIP and SO surface mount packages. The AD8554



Note: Pin orientation is equivalent for each package variation  
quad is available in the 14-pin DIP, and narrow 14-pin packages.

### REV. 0

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

**One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.**  
**Tel: 617/329-4700**  
**Fax: 617/326-8703**  
**World Wide Web Site: <http://www.analog.com>**  
**© Analog Devices, Inc., 1997**

# ELECTRICAL SPECIFICATIONS (@ V<sub>S</sub>=+5.0V, V<sub>CM</sub> = 0.1V, V<sub>O</sub>=1.4V, T<sub>A</sub>=+25°C unless otherwise specified.)

Parameter	Symbol	Conditions	Min	Typ	Max	Units
INPUT CHARACTERISTICS						
Offset Voltage	AD8551	V <sub>OS</sub>		1	5	μV
		-40°C ≤ T <sub>A</sub> ≤ +125°C			10	μV
	AD8552/54	V <sub>OS</sub>		1	8	μV
		-40°C ≤ T <sub>A</sub> ≤ +125°C			12	μV
Input Bias Current	I <sub>B</sub>			20	50	pA
		-40°C ≤ T <sub>A</sub> ≤ +125°C			60	pA
Input Offset Current	I <sub>OS</sub>			10	40	pA
		-40°C ≤ T <sub>A</sub> ≤ +125°C			50	nA
Input Voltage Range			0		5	V
Common-Mode Rejection Ratio	CMRR	V <sub>CM</sub> = 0 to 4.9V	110	130		dB
		-40°C ≤ T <sub>A</sub> ≤ +125°C	100	120		dB
Large Signal Voltage Gain (Note 1)	A <sub>VO</sub>	R <sub>L</sub> = 10 kΩ , V <sub>O</sub> =0.3 to 4.7V	110	120		dB
		-40°C ≤ T <sub>A</sub> ≤ +125°C	100			dB
Offset Voltage Drift	ΔV <sub>OS</sub> /ΔT	-40°C ≤ T <sub>A</sub> ≤ +125°C		0.02	0.04	μV/°C
Bias Current Drift	ΔI <sub>B</sub> /ΔT					pA/°C
Offset Current Drift	ΔI <sub>OS</sub> /ΔT					pA/°C
OUTPUT CHARACTERISTICS						
Output Voltage High	V <sub>OH</sub>	R <sub>L</sub> = 100kΩ to Ground		4.95		V
		-40°C ≤ T <sub>A</sub> ≤ +125°C				V
		R <sub>L</sub> = 10kΩ to Ground		4.9		V
		-40°C ≤ T <sub>A</sub> ≤ +125°C				V
Output Voltage Low	V <sub>OL</sub>	R <sub>L</sub> = 100kΩ to V+		50		mV
		-40°C ≤ T <sub>A</sub> ≤ +125°C				mV
		R <sub>L</sub> = 10 kΩ to V+		100		mV
		-40°C ≤ T <sub>A</sub> ≤ +125°C				mV
Short Circuit Limit	I <sub>SC</sub>		± 25	± 30		mA
		-40°C ≤ T <sub>A</sub> ≤ +125°C		± 20		mA
Output Current	I <sub>O</sub>		± 8			mA
		-40°C ≤ T <sub>A</sub> ≤ +125°C	± 5			mA
POWER SUPPLY						
Power Supply Rejection Ratio	PSRR	V <sub>S</sub> = 2.7V to 5.5V	110	130		dB
		-40°C ≤ T <sub>A</sub> ≤ +125°C	100	110		dB
Supply Current/Amplifier	I <sub>SY</sub>	V <sub>O</sub> = 0V		600		μA
		-40°C ≤ T <sub>A</sub> ≤ +125°C		700		μA
DYNAMIC PERFORMANCE						
Slew Rate	SR	R <sub>L</sub> =10 kΩ		0.8		V/μs
Overload Recovery Time				2	5	ms
Gain Bandwidth Product	GBP			1.5		MHz
NOISE PERFORMANCE						
Voltage Noise	e <sub>n p-p</sub>	0.1 to 10 Hz		1.3		μV <sub>p-p</sub>
Voltage Noise	e <sub>n p-p</sub>	0.1 to 1.0 Hz		0.4		μV <sub>p-p</sub>
Voltage Noise Density	e <sub>n</sub>	f = 1 kHz		TBD		nV/√Hz
Current Noise Density	i <sub>n</sub>	f=10 Hz		TBD		pA/√Hz

Note 1: Gain testing is highly dependent upon test bandwidth.

ELECTRICAL SPECIFICATIONS (@  $V_S=+3.0V$ ,  $V_{CM}=0.1V$ ,  $V_O=1.4V$ ,  $T_A=+25^\circ C$  unless otherwise specified.)

Parameter	Symbol	Conditions	Min	Typ	Max	Units
<b>INPUT CHARACTERISTICS</b>						
Offset Voltage	$V_{OS}$	$-40^\circ C \leq T_A \leq +125^\circ C$		1	5	$\mu V$
					10	$\mu V$
	$V_{OS}$	$-40^\circ C \leq T_A \leq +125^\circ C$		1	8	$\mu V$
					12	$\mu V$
Input Bias Current	$I_B$	$-40^\circ C \leq T_A \leq +125^\circ C$		20	50	pA
					60	pA
Input Offset Current	$I_{OS}$	$-40^\circ C \leq T_A \leq +125^\circ C$		10	40	pA
					50	nA
Input Voltage Range			0		5	V
Common-Mode Rejection Ratio	CMRR	$V_{CM} = 0$ to 2.9V	110	130		dB
		$-40^\circ C \leq T_A \leq +125^\circ C$	100	120		dB
Large Signal Voltage Gain	$A_{VO}$	$R_L = 10\text{ k}\Omega$ , $V_O=0.3$ to 4.7V	110	120		dB
		$-40^\circ C \leq T_A \leq +125^\circ C$	100			dB
Offset Voltage Drift	$\Delta V_{OS}/\Delta T$	$-40^\circ C \leq T_A \leq +125^\circ C$		0.02	0.04	$\mu V/^\circ C$
Bias Current Drift	$\Delta I_B/\Delta T$					pA/ $^\circ C$
Offset Current Drift	$\Delta I_{OS}/\Delta T$					pA/ $^\circ C$
<b>OUTPUT CHARACTERISTICS</b>						
Output Voltage High	$V_{OH}$	$R_L = 100\text{ k}\Omega$ to Ground		2.9		V
		$-40^\circ C \leq T_A \leq +125^\circ C$				V
		$R_L = 10\text{ k}\Omega$ to Ground		2.75		V
		$-40^\circ C \leq T_A \leq +125^\circ C$				V
Output Voltage Low	$V_{OL}$	$R_L = 100\text{ k}\Omega$ to V+		100		mV
		$-40^\circ C \leq T_A \leq +125^\circ C$				mV
		$R_L = 10\text{ k}\Omega$ to V+		250		mV
		$-40^\circ C \leq T_A \leq +125^\circ C$				mV
Short Circuit Limit	$I_{SC}$	$-40^\circ C \leq T_A \leq +125^\circ C$	$\pm$	$\pm$		mA
				$\pm$		mA
Output Current	$I_O$	$-40^\circ C \leq T_A \leq +125^\circ C$	$\pm 5$			mA
			$\pm$			mA
<b>POWER SUPPLY</b>						
Power Supply Rejection Ratio	PSRR	$V_S = 2.7V$ to 5.5 V	110	130		dB
		$-40^\circ C \leq T_A \leq +125^\circ C$	100	110		dB
Supply Current/Amplifier	$I_{SY}$	$V_O = 0V$		200		$\mu A$
		$-40^\circ C \leq T_A \leq +125^\circ C$		250		$\mu A$
<b>DYNAMIC PERFORMANCE</b>						
Slew Rate	SR	$R_L = 10\text{ k}\Omega$		0.5		V/ $\mu s$
Overload Recovery Time				2		ms
Gain Bandwidth Product	GBP			1		MHz
<b>NOISE PERFORMANCE</b>						
Voltage Noise	$e_{n\text{ p-p}}$	0.1 to 10 Hz		TBD		$\mu V_{\text{p-p}}$
Voltage Noise Density	$e_n$	$f = 1\text{ kHz}$		TBD		nV/ $\sqrt{\text{Hz}}$
Current Noise Density	$i_n$	$f=10\text{ Hz}$		TBD		pA/ $\sqrt{\text{Hz}}$

## ABSOLUTE MAXIMUM RATINGS

Supply Voltage.....+6V  
Input Voltage .....GND to  $V_S + 0.3V$   
Differential Input Voltage<sup>1</sup>..... $\pm 5.0V$   
Output Short-Circuit Duration to Gnd.....Indefinite  
Storage Temperature Range  
N, R Package.....-65°C to +150°C  
Operating Temperature Range  
AD8551/52/54A .....-40°C to +125°C  
Junction Temperature Range  
N, R Package.....-65°C to +150°C  
Lead Temperature Range (Soldering, 10 sec).....+300°C

Package Type	$\theta_{JA}$ <sup>2</sup>	$\theta_{JC}$	Units
8-Pin Plastic DIP (N)	103	43	°C/W
8-Pin SOIC (R)	158	43	°C/W
14-Pin Plastic DIP (N)	76	33	°C/W
14-Pin SOIC(R)	120	36	°C/W

## NOTES

<sup>1</sup> Differential input voltage is limited to  $\pm 5.0$  volts or the supply voltage, whichever is less.

<sup>2</sup>  $\theta_{JA}$  is specified for the worst case conditions, i.e.,  $\theta_{JA}$  is specified for device in socket for P-DIP packages;  $\theta_{JA}$  is specified for device soldered in circuit board for SOIC and TSSOP packages.

## ORDERING GUIDE

Model	Temperature Range	Package Description	Package Option
AD8551AN	-40°C to +125°C	8-Pin Plastic DIP	N-8
AD8551AR	-40°C to +125°C	8-Pin SOIC	SO-8
AD8552AN	-40°C to +125°C	8-Pin Plastic DIP	N-8
AD8552AR	-40°C to +125°C	8-Pin SOIC	SO-8
AD8554AN	-40°C to +125°C	14-Pin Plastic DIP	N-14
AD8554AR	-40°C to +125°C	14-Pin SOIC	SO-14

## APPLICATIONS